Abstract-The full integration of DC-DC converters offers great promise for dramatic reduction in power consumption and the number of board-level components in complex systems on chip. Some papers compare the numerous published on-chip and on-die converter structures, but there is the need for an approach to accurately compare the main basic DC-DC conversion topologies. Therefore, this paper presents a method to compare the efficiencies of CMOS integrated capacitive-, inductive-and resonant-based switching converters. The loss mechanism of each structure in hard-switching conditions is detailed and the analytical equations of the power loss and output voltage are given as a function of few CMOS technology parameters. The resulting models can be used to accurately predict converter efficiency in the early design phase, to compare the basic structure in particular the technology node or to orient the passive choice. The proposed method is then applied to design, optimize and compare fully-integrated power delivery requirements on a mm on-die area in 65 nm CMOS technology over three decades of power density. The results also underline the high efficiency of the promising resonant-based converter.
levels is a great challenge to provide multiple power rails with high efficiency and low cost in a small footprint area.
DC-DC switching converters are always composed of the four main functions illustrated in Fig. 1 . The switching cell is used to modulate the power flow from the battery to the source through the intermediate energy storage. The control block changes the switch state to deliver constant and regulated output voltage against line, own variation, and load variations. The converters are categorized according to the intermediate energy storage type i.e., capacitor-, inductor-, or resonant-based converters. Here, the linear regulator is out of scope for it dissipates the intermediate energy into thermal energy, implying low power efficiency, at best equal to the conversion ratio (defined by output to input voltage ratio).
Use of an off-chip converter is currently the most efficient way to provide multiple power domains but it is a bulky solution mainly due to the extra components needed around the powered circuit on the motherboard footprint. Nowadays, on-chip power management seems to be a suitable solution to provide clean, fine, high speed and granular power supply modulation for the modern circuit without bulky external components or additional circuits. This paper discusses the integration of a DC-DC converter for chip-scale power management.
There are two levels in which the on-chip power supplies can be integrated. These are the in-package and on-die solutions. In-package converters combine different technologies to integrate the switching cell, and the passive and control in the same package as the powered circuit [1] . Using nonstandard processes such as deep-trench capacitors [2] , magnetics on silicon [3] or wide band-gap technology [4] lead to the converter being potentially smaller and having a higher power efficiency than an on-die solution, though the 3D heterogeneous assembly of the converter and its load could be a cost issue. The second integration level i.e., on-die consists of the integration of the converter on the same technology as the powered circuit [5] , [6] . The key issue is the integration of the passive for intermediate energy storage (Fig. 1) . Some research proposes numerous design refinements to overcome the low energy capability of the integrated passive components. For example, high switching frequency [7] , [8] , series-parallel switching cell connection [9] , [10] , or coupling of passives [11] help to improve the converter performance. However, the recently published on-die power converters still achieve performance far from the industrial targets [12] in terms of power density, voltage regulation, efficiency versus conversion ratio or direct battery connection compatibility.
The integration of magnetic material and the permeability at high frequency in standard CMOS technology are the major roadblocks [13] which account for the fact that most publications focus on on-die capacitor-based converters. By using numerous design refinements, this previous work confirms that the switched capacitor topology is suitable in order to maintain about 80% of the efficiency for a 1W power delivery on a mm die area [6] , though capacitor-based converters still suffer from low power efficiency outside their discrete conversion ratios and efficiency limitation for higher power density. Other converter topologies could overcome the above limitations such as inductor-based converters [7] , hybrid structures [14] or resonant-based converters [15] , these topologies being widely used in higher power electronic applications. However, these are not studied mainly due to the poor energy density of their intermediate storage elements on a mm scale [12] .
In the on-die context, there is a need to compare converter architectures fully-integrated in CMOS technology, even the two simplest step-down topologies: the buck and switched capacitor converter. Numerous papers compare published results but it is difficult to know if the converter performance comes from the technology or from the topology itself. Work in [16] provides a general design survey for the capacitive-and inductive-based converters, but the compact expressions of the converter efficiencies are not given. Discussion in [17] only compares the inductive converter across the range of technologies from to 90 nm. However, [18] shows some fundamental limits of the converter topologies but it does not provide a complete efficiency comparison in the same context. Based on the state-of-the-art, the system-level designer does not have any compact model to compare the expected performance, in a particular silicon technology, even with the two basic and well-spread inductive and capacitive hard-switching converters. Therefore, this paper aims at comparing those basic topologies and the recently emerging resonant converter [15] , [23] , [24] for on-die DC-DC conversion. We give the analytical expressions of the efficiency for the three converters using few silicon technology parameters which are extracted from basic simulations. Based on our modeling, we optimize the power efficiency of the three particular converters over a three decade power range (from 0.1 to 10 W) using 65 nm CMOS technology under similar conditions to derive our approach. Those on-die converters are fully-integrated (active and passive), the passives of each are integrated on mm of die. In this paper, Sections II-IV detail the basic operations and key loss mechanisms of capacitive, inductive and resonant converters using basic topology without refinements (i.e., no interleave or soft-switching). In 65 nm CMOS technology, these three particular topologies are then compared in Section V. The annexes give the general assumptions of the paper and describe the unified constants used in the paper.
II. CAPACITOR-BASED CONVERTER
The capacitor-based converter topology operates in two phases to transfer the power from the input to the output through an on-die flying capacitor as shown in Fig. 2 where models equivalent series resistance, and models capacitive coupling with the substrate. In the first phase, both MOSFETs M2 and M4 are closed and the capacitor is charged from the input source through the output load . In the second phase, the energy previously stored in is transferred to the output using transistors M1 and M3. Then, the voltage ripple across the flying capacitor is proportional to the transferred energy and the output power can be expressed as (1) where .
A. Loss Mechanism
Since this topology is well-studied in the literature [6] , [19] , [25] , [26] this section briefly describes the loss mechanism for further comparison with inductive-and resonant-based converters.
The total losses of the converter, valid both in SSL an FSL regions [6] , can be expressed as where the switching losses are due to the switching of the transistors to , is the transistor conduction loss due to the load current, and the transfer loss is caused by the flying capacitor being partially charged and discharged by the bottom plate capacitance and lastly by the equivalent series resistance .
is dissipated in the power transistors but it is separated to give a unified approach and highlight the loss difference between the converter topologies.
According to previous work [6] , [9] , [19] , [23] , the total loss can then be expressed by the following equation: (2) where are the design freedom parameters. The different notations are defined in Table II and the Annex. Equation (2) may be rewritten to highlight the part of each free parameter so that (3) where are constants depending on the technology used and the design constraints (Table V) .
Increasing leads to a decrease of but to an increase of . Likewise, increasing diminishes , though it magnifies . Therefore, an optimal point can be found to maximize the power efficiency , defined by (4) From these equations, it should be highlighted that the flying capacitor value has to be maximised to improve the power efficiency. The efficiency of this topology is then closely linked to the capacitance density allowed by the technology, which enables comparison of previous work using very delicate heterogeneous technologies.
B. Output Voltage
The output voltage has to be determined to solve (2) to then find the overall efficiency (4). As described in [8] , the capacitor-based converter can be modeled in steady-state as an output impedance and an ideal voltage source with 2:1 conversion ratio. According to previous publications such as [6] , can be expressed as (5) where
III. INDUCTOR BASED-CONVERTER
The schematic of the inductive converter (i.e., buck converter) is given in Fig. 3 . For CMOS compatibility, an air-core inductor is used for the intermediate energy transfer; models the inductor parasitic resistance. In the first phase, the transistor allows energy to fly from the source to both the inductor and the output; in the second phase, the circuit is free-wheeling and part of the energy stored in the inductor is transferred to the output. The energy transfer is proportional to the average current in the inductor, and the output power can be expressed as , where is the mean coil current.
A. Loss Mechanism
Since the inductive topology is well-known in the power electronic field, this section briefly describes the loss mechanism and gives compatible expressions with capacitive-and resonant-based converters for further comparison. The effect of the design parameters is also underlined for clarifying the optimization performed in Section V.
In CCM, the expression for the switching and conduction losses is the following:
where is the RMS current flowing through the coil and is the duty cycle of the clock signal. Assuming that the coil current is triangular , its RMS value is given by:
Then, the conduction loss due to the DC and ripple currents can be directly expressed from the design freedom parameters as
The transfer loss due to the inductor series resistance can be expressed as (9) where is the Figure of Merit (FoM) of the inductor of surface .
The sum of the losses described above can be factorized to highlight the effect of the free design parameters (10) where and are constants depending on the CMOS technology used and the design constraints (load, input voltage).
Only CCM is studied here because this technique is wellspread for high power density converters [16] , [17] . Then, DCM and BCM are out of the scope of this paper. The soft-switching technique for an inductive-base converter could be a relevant solution to decrease the switching loss but we decided to compare the three converter families with the most basic behavior to show the root limitations of each structure without design refinement. As shown in the state-of-the-art, there is a lack of comparison even using the simplest design structures.
As for the capacitor-based converter, the inductor-based converter exhibits an optimal sizing maximizing the power efficiency under particular input and output voltages, die area and load value. Section V gives the optimization results under the specifications targeted in this paper.
B. Output Voltage
For the same reason as in Section II, the value of the output voltage has to be found in order to calculate the loss expression (10) and the efficiency. At steady-state, the linear model of the converter is the same as that of a capacitor-based converter (cf. Section II-B), except for the value of and that the ratio of the ideal transformer is . can then be expressed as (11) where IV. RESONANT-BASED CONVERTER Although numerous architectures of resonant-based converters exist, the topology, shown in Fig. 4 , has been selected for its intrinsic performance (low switch count and straightforwardness) and to provide the finest comparison with the capacitive converter. The structures of those circuits are indeed similar, except that the flying capacitor of the capacitive converter is replaced by an LC tank as published in [15] , [20] , [21] , [23] , [24] .
A. Loss Mechanism
The resonant topology exhibits its highest efficiency at the resonant frequency, here . With a high-Q tank at its resonant frequency, and by considering only the fundamental of the Fourier decomposition of the current and voltage signals of the converters, there is no large error and the analysis is greatly simplified. This approximation is used below to describe the loss mechanism. The switching and conduction losses can be expressed as (12) where is the RMS current in the resonator. At the resonant frequency, the RMS LC tank current can be expressed thus (13) Then (14) The transfer losses are due to the tank parasitic resistance and the bottom plate capacitance of so that (15) where is the fraction of the resonator die area dedicated to integrating the resonant capacitor. Finally, considering only the parameters yet to be optimized , the power loss can be expressed as follows (N.B. valid only at the resonant frequency) (16) where and are technology-and design-dependent constants. As for the other topologies, the resonant-based converter exhibits optimal sizing thus maximizing the power efficiency.
B. Output Voltage
The linear model of this converter is identical to that of the capacitive-based converter. Hence, the expression for is and at resonance . The next section compares the power efficiencies of the topologies under study in similar conditions.
V. TOPOLOGY COMPARISON

A. Loss Distribution Comparison
The expression of the switching, conduction and transfer losses of the three topologies are summarized in Table I .
From this table, it can be seen that the values of the free variables are different in each topology, depending on the global optimization of the overall losses. Compared to the capacitor based-converter, the conduction loss in the resonant topology is times lower with the same total width . The resonance phenomena avoids the charge-sharing loss of the capacitive topology but adds loss due to the equivalent series resistor of the LC tank. Further general comparison is difficult due to the effect of each constant value ( to ) depending on the technology, and input and output constraints.
The authors have chosen a particular application target, similar to the common industrial specification, to compare the three structures. It is important to note that the compact equations given above could be quickly solved by an IC designer to find their own optimal design parameters for other converter constraints and technology node. The following sections therefore only illustrate one particular result from the proposed method.
B. Converter Specifications and Process Parameters
The three topologies are compared using the same following constraints:
• Technology CMOS technology from STM is chosen to integrate the converters in a standard technology.
• mm die area is dedicated to the passive components transferring the energy i.e., , , . The size of the switching cell is not considered in the first step.
• Input/output characteristics = the input supply voltage is set at 1.8 V, provided by an external DC-DC converter; the output is ideally bypassed to limit its ripple to 5%.
• Load = the converters are loaded by a resistor inducing 0.1, 1 and 10 W power dissipation under ; conversion ). Thus, nine circuits i.e., three topologies at three different power levels are studied.
• Switching cell design = switches are MOSFET-type transistors with thick oxide. The double oxide option is used to have 2.5 V breakdown voltage transistors. Although the voltage applied to the transistors of the capacitive-based converter is equal to at steady state for a conversion ratio of , it is as high as at start-up and if the output voltage is modulated. Input voltage rated transistors are therefore required. Dead-time effects are also incorporated in the simulation results.
• -well polysilicon and metal-metal capacitors are stacked to achieve the highest capacitance density in the considered technological node [22] . The MIM option is not used.
• On-die inductor = the inductors are a stack of five layers of metal (M3-M7). Metal layers M1 and M2 are not used to minimize the coupling with the substrate. Coils are planar and octagonal, and designed to maximize the ratio. Table II summarizes the process parameters used in the following optimization.
C. Consideration of the Energy Densities of the Passives
We know that the output power of a capacitor-based converter is proportional to the voltage ripple across its flying capacitor whilst that of an inductive-based converter is proportional to the mean current in its coil. We have observed that there is no direct correlation between the maximum energy densities of integrated passives and the output power of the converters using them. Extreme care should therefore be taken when attempting to compare topologies according to the stored energy density of their passives. The energy density of an inductor being a decade lower than that of a capacitor (see Table IV) should not lead one to believe that the power density of the inductive converters is intrinsically lower than that of the capacitive ones.
D. Two-Step Optimization Procedure
The optimization focuses on the step-down conversion ratio since it achieves the best results for the capacitor-and resonant-based converters. (2), (10), and (15), the optimization procedure finds the peak efficiency with respect to the free design variables. Three converters of each topology are optimized using different load resistors, according to the specifications stated above. When a transfer ratio is achievable (i.e., in the inductive converter), we maximize the efficiency at this conversion value; otherwise, the optimization aims to achieve the highest possible efficiency, while disregarding the associated transfer ratio.
Optimization aims at giving the best values to the set of parameters describing each topology. The analytical computation of the partial derivatives of with respect to the converter parameters provides the optimum values of these parameters in the models described in Section II to Section IV. For each topology, we hence solve the system such that
2) Local Optimization:
A local post-optimization of these parameters is then conducted through transistor-level simulations in order to take into account the losses neglected in the proposed models such as MOSFET output capacitance. As shown in Table III , the analytical equation and transistor-based simulation gives similar results. The second step i.e., local optimization improves the result accuracy.
3) Two-Step Optimization Results: The effective metric of the technology used and the optimal component sizing are given in Table IV when all free variables are adjusted to achieve the highest efficiency close to 1.8 V to 0.9 V conversion.
E. Discussion of Optimal Design Parameters
In the inductive and resonant converters, the inductor value diminishes with the output load, thus decreasing its losses and allowing a higher energy transfer. Likewise, this phenomena is responsible for the switches of capacitive-based converters being narrower than that of a resonant-based converter.
In buck converters using discrete inductors, potentially exhibiting high efficiency and high inductance, the inductor current ripple is often set to about 20% [13] . Nonetheless, in our circuit using a low value inductance and a high switching frequency, simulations have shown that it is best to choose , hence remaining in continuous conduction mode whilst allowing negative current to flow into the coil.
The value required to maintain less than 5% output ripple in noninterleaved converters is at most 450 nF and is not [15] , but the need for a bypass is greater in a resonant than a capacitive converter because the flying capacitor of the capacitive topology inherently bypasses the output [6] .
In resonant mode, the overvoltage appearing across the resonant capacitor induces stress thus prohibiting the use of highdensity thin oxide polysilicon capacitors (1.2 V max in CMOS 65 nm). A thick oxide polysilicon capacitor (2.5V max) is thus mandatory, decreasing its density. This topology uses a small inductor to resonate. Small rising and falling times induce high and , which are potentially detrimental to the circuit. However, the simulations do not incorporate parasitic inductances which would limit the actual stress on the components.
The of the switches and the capacitor are only technology dependent whereas that of inductors depends on the design. In fact, for first order and for a planar inductor, . This highlights the fact that inductive-based converters are best suited for high power and large die-area applications. Fig. 5 , deduced from (10), shows the influence of the FoM of the inductor of the inductive converter optimized according to the specifications stated in Section V-B at on the overall efficiency at . All the parameters but are those of the 65 nm CMOS technology. The point on the x-axis at . indicates the FoM of the coil used in this work. This clearly shows that implementing the inductor of the lowest achievable resistance should be the first concern of the IC-designer.
F. Efficiency Comparison of the Optimized Converters
In an inductive converter, varying the duty cycle of the control signal modulates the output voltage without reducing the efficiency. In the capacitor-and resonant-based converters, the conversion ratio is modulated by the switching frequency, which leads to additional energy transfer losses. Based on transistor The inductor-based topology appears to maintain a more constant efficiency over a wide voltage range, although the study does not include reconfigurable topologies for switched capacitors nor resonant converters.
Using the results from Figs. 6 and 7 shows the peak power efficiencies of the optimized converters versus power density.
At the lowest power density i.e., at , the capacitor and resonant-based converters achieve the best performance. The high switching frequency of the inductor-based converter (160 MHz, see Table IV ) required to maintain low current ripple, decreases the efficiency at high values. At higher power density, the resonant-based converter is superior to other topologies, due to quite a high LC quality factor and lower switching frequencies. The inductor-based converter dominates the capacitor topology at the highest power density. The higher energy density of the capacitor compared to the inductor (10 times here) does not directly lead to higher efficiency. At those three points, the capacitor-based converter works in SSL [6] . Nonetheless, the switch voltage stress could be a key issue at high input voltage in inductive and resonant-based converters if thin oxide transistors were used. In fact, in those topologies, voltages up to (where is the threshold voltage of a body diode) are applied to transistors, while it does not exceed in a capacitive-based converter, in steady-state. It is also important to highlight that the results could vary at other technology nodes or with additional options (high capacitance density or low resistivity metal layer) or using numerous design refinements (interleave, multiple ratio, variable sizing, multiple inputs) or using 3D integration.
Finally, this paper underlines the superior efficiency of the resonant topology compared to the capacitor one mainly because the charge-sharing loss is avoided.
VI. CONCLUSION
This paper provides a technology independent method and a practical use case to compare three particular, but well-spread, DC-DC converter topologies for chip-scale power management. The compact analytical equations of the power losses based on a few CMOS technology parameters are given for three hard-switching converter topologies (capacitive-, inductive-and resonant-based). Derived from these technology independent models, the loss mechanism analysis reviews the loss distribution between the conduction, switching and energy transfer losses and the energy requirement in the intermediate storage element. This method could help the system-level designer to select the passive nature of the converter, predict the achievable efficiency in hard-switching conditions, validate a CMOS technology choice, or compare some technologies. As only three particular topologies are studied here, the circuit-level designer has to find the best design refinement e.g., interleave or coupled passives in the family converter and technology node chosen by the system-level designer.
To derive the proposed method, a common standard 65 nm CMOS technology has been chosen to fully integrate the active and passive elements of the converters. Based on the analytical derivations, the three monolithic topologies under study were then designed and optimized over three decades of power delivery on a mm passive die area with a focus on the conversion ratio. Refined using transistor-level simulations, the study confirmed that the capacitor-based converter is a good candidate to provide efficient on-die step-down power up to , corresponding to one decade less than the industrial target for an on-chip digital core supply [9] . Above this power density, other topologies appeared more appropriate, especially the resonant-based converter, mainly due to the best passive energy utilization. This promising topology provides more lossless energy transfer than the others, but further research has to study its lossless controllability and its active and passive component stress management related to low voltage CMOS technology.
APPENDIX
Assumptions:
This paper focuses on a nonisolated DC-DC converter fully integrated in CMOS technology (active and passive parts). For process compatibility, only air-core inductors are considered here. All intermediate energy storage includes an equivalent series resistor and a bottom plate capacitor. The output is ideally bypassed to model the output as an ideal voltage source and simplify the analytical expression. The resonant frequency of the inductive part is assumed to be at least 10 times higher than the switching frequency (verified using a specific tool). For the optimization, we assume that the predominant area is consumed by passives. The areas given in Section V include the passive elements for energy transfer, but not the bypass capacitor . The comparison is made without design refinement (no soft-switching, interleave, or DCM) or feedback control to maintain a fair comparison between the power stages of "basic" power transfer topologies.
Parameters:
For each topology, the losses have been divided into the switching loss mainly due to the input capacitance of the power transistors, the conduction loss due to the load current into the on-state resistance of the power transistors, and the transfer loss caused by the energy transfer mechanism itself.
is the switching frequency. is the width and is the on-state resistance of the transistor . Moreover, for each transistor , we define coefficient which characterizes the polarity and gate drive level of each transistor. In fact, in some cases (cf. Section III) the actual driving voltage is not the same for all transistors. Moreover, a P-MOSFET is more resistive than the N-MOSFET of the same geometry. Those parameters are accounted for in parameter , which can also be expressed as (18) where is the resistivity of the transistor driven by , is the threshold voltage and is the actual driving voltage. It must be emphasized that is not a free parameter to be chosen by the designer but constrained by the design. might be seen as an effective channel resistance.
Unified Constant Expressions:
The unified constant expressions are given in Table V. 
